This Submission is being filed under 37 C.F.R. § 1.114 in connection with

the enclosed Request for Continuing Examination (RCE). The enclosed RCE is

responsive to the Final Office Action of August 10, 2004, for which a response is

due on December 10, 2004 with the enclosed one-month extension of time. In the

Office Action, the examiner objected to the Abstract. The examiner also objected

to the specification for failing to provide antecedent basis for the claimed subject

matter. In addition, claims 1-13 were rejected under 35 U.S.C. 102(b) as being

anticipated by U.S. Patent No. 5,715,276 issued to Tran et al. ("Tran"). Claims

7-13 were rejected as being unpatentable over Tran in view of the admitted prior

art. Claims 1-13 remain pending. Reexamination and reconsideration in light of

the remarks made herein are respectfully requested.

I. Specification

The Abstract has been amended to remove the term "disclosed" and the

Specification has been amended to provide antecedent basis for the claimed

"XOR circuit."

II. Tran

Applicant submits that Tran, taken alone or in combination with the

admitted prior art, fails to teach or disclose the arrangement of the present

claims. Tran discloses a bit matched filter which purports to require less silicon

and consume less power. However, as with conventional matched filters, the

Docket No: 101002.53416US

Page 11 of 14

1090822

Applicant would again like to note that the matched filter of Tran is matched to

one reference signal at a time. In contrast, one aspect of the applicant's

disclosure "allows several spreading codes to be searched for in parallel by time-

multiplexing the reference signals used." (See Application, p. 11, lines 14-15).

In the Final Office Action, the examiner submits that the shift registers

131 and 132 of Tran satisfy the recitation of a "second means for storing K M-

sample long reference signals, where  $K \ge 2$ ", as recited in Claims 1 and 7.

However, Tran is clear that "[t]he first plurality of shift registers 131 stores a

first portion of the reference-chip-sequence signal, and the second plurality of

shift registers 132 stores a second portion of the reference-chip-sequence signal."

(See Tran, Col. 23, lines 12-15). This language in Tran makes it clear that Tran

discloses only a single reference signal which is stored separately in two portions.

There is no teaching in Tran which makes it possible to "allow several spreading

codes to be searched for in parallel," as described in the pending application.

Applicant is not able to identify a single instance in which Tran discusses

processing more than one reference-chip-sequence signal at a time.

Further support for the position that Tran fails to anticipate or render

obvious the present claims can be found in Tran at Column 21, lines 22-26, which

states that:

"The reference means stores a plurality of portions of a

reference-chip-sequence signal. The number N is used herein to

Docket No: 101002.53416US

1090822

Page 12 of 14

indicate the number of chips per bit, and P is used herein to

indicate the number of portions in the plurality of portions of the

reference-chip-sequence signal. For P=2, where there are two

portions, for example, then the reference means stores two halves of

the reference-chip-sequence signal."

Moreover, the claims of Tran further support this reading given that they

are specifically limited to a single "reference-chip-sequence signal." For example,

Claim 1 of Tran recites, in pertinent part,

"a first plurality of shift registers for storing a first portion of

a reference-chip-sequence signal;

a second plurality of shift registers for storing a second

portion of the reference-chip-sequence signal;" (emphasis added)

As such, Applicant submits that the correct reading of "REF1" and "REF2"

in Figure 16 of Tran is that these terms refer to a first portion and a second

portion of a single reference signal.

Applicant respectfully submits that the application is now in condition for

allowance. Applicant further submits that the dependent claims are allowable

by virtue of depending on allowable base claims. If there are any questions

regarding this Submission or the application in general, a telephone call to the

undersigned would be appreciated since this should expedite the prosecution of

the application for all concerned.

Docket No: 101002.53416US

1090822

Page 13 of 14

Appl. No. 09/689,854 Amdt. Dated 12/10/2004 Reply to Office Action of 08/10/2004

Respectfully submitted,

CROWELL & MORING LLP

Dated: December 10, 2004

Jonathan M. Lindsay

Reg. No. 45,810

Tel.: (949) 263-8400 (Pacific Coast)

## CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8A)

I hereby certify that this correspondence is, on the date shown below, being:

## **MAILING**

deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450. **FACSIMILE** 

□ transmitted by facsimile to the Patent and Trademark Office.

,

12/10/2004

Angela Williams

Date

Docket No: 101002.53416US

1090822